Silicon Labs /Series1 /EFM32GG11B /EFM32GG11B510F2048GQ100 /MSC /CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ADDRFAULTEN)ADDRFAULTEN 0 (CLKDISFAULTEN)CLKDISFAULTEN 0 (PWRUPONDEMAND)PWRUPONDEMAND 0 (IFCREADCLEAR)IFCREADCLEAR 0 (TIMEOUTFAULTEN)TIMEOUTFAULTEN 0 (RAMECCERRFAULTEN)RAMECCERRFAULTEN 0 (EBIFAULTEN)EBIFAULTEN 0 (WAITMODE)WAITMODE

Description

Memory System Control Register

Fields

ADDRFAULTEN

Invalid Address Bus Fault Response Enable

CLKDISFAULTEN

Clock-disabled Bus Fault Response Enable

PWRUPONDEMAND

Power Up on Demand During Wake Up

IFCREADCLEAR

IFC Read Clears IF

TIMEOUTFAULTEN

Timeout Bus Fault Response Enable

RAMECCERRFAULTEN

Two Bit ECC Error Bus Fault Response Enable

EBIFAULTEN

EBI Bus Fault Response Enable

WAITMODE

Peripheral Access Wait Mode

Links

() ()